## **AMENDMENTS TO THE CLAIMS**

Please amend claims 36, 49, 62, 63, 71, 73 and 74 as follows:

Claims 1 – 35 (Cancelled)

36. (Currently Amended) A semiconductor device comprising a semiconductor layer which comprises a compound semiconductor using Ga<sub>V7</sub>All<sub>1-V</sub>, Ga<sub>V</sub>,Al<sub>1-V</sub>, (where, 0≤v≤1) as a main component of [[the]] Group III-elements and N as a main component of [[the]] Group V-elements and a Schottky junction metal layer which is in contact with the semiconductor layer, wherein:

said Schottky junction metal layer comprises a laminated structure wherein a first metal layer is in contact with said semiconductor layer, a second metal layer is in contact with said first metal layer, and a third layer is in contact with said second layer;

said second metal layer comprises a metal material having a higher melting point than those of the metal materials in said first metal layer and said third metal layer;

said third metal layer comprises a metal material having a lower resistivity than those of the metal materials in said first metal layer and said second metal layer; said first metal layer comprises any metal material selected from a group comprising Ni, Pt, Pd, Ni<sub>z</sub>,Si<sub>1-z</sub>, Pt<sub>z</sub>Si<sub>1-z</sub>, Pd<sub>z</sub>,Si<sub>1-z</sub>, Ni<sub>z</sub>,N<sub>1-z</sub>, and Pd<sub>z</sub>N<sub>1-z</sub>, (where, O<z<I); and

said second metal layer comprises any metal material selected from a group comprising Mo, W, Ta, Mo<sub>x</sub>Si<sub>1-x</sub>, Pt<sub>x</sub>Si<sub>1-x</sub>, W<sub>x</sub>Si<sub>1-x</sub>, Ti<sub>x</sub>Si<sub>1-x</sub>, Ta<sub>x</sub>Si<sub>1-x</sub>,  $\frac{MO_{x_1}N_{1-x}}{MO_{x_1}N_{1-x}}$ , W<sub>x</sub>N<sub>1-x</sub>, Ti<sub>x</sub>N<sub>1-x</sub>, and Ta<sub>x</sub>N<sub>1-x</sub>, (where, 0 < x < 1).

37. (Previously Presented) The semiconductor device according to claim 36, wherein said third metal layer comprises any metal material selected from a group comprising Au, Cu, Al, and Pt.

38. (Previously Presented) The semiconductor device according to claim 36, wherein said first metal material comprises a metal material having a higher work function than that of the metal material in said second metal material.

- 39. (Previously Presented) The semiconductor device according to claim 38, wherein said metal layer comprises a metal material having a higher work function than that of the metal material in said third metal layer.
- 40. (Previously Presented) The semiconductor device according to claim 36, wherein the melting point of said second metal layer is I,000°C or higher.
- 41. (Previously Presented) The semiconductor device according to claim 36, wherein said semiconductor layer is formed on a multilayered structure comprising a plurality of compound semiconductor layers formed on a substrate.
- 42. (Previously Presented) The semiconductor device according to claim 41, wherein said substrate comprises any substrate selected from a group comprising a sapphire substrate, a SiC substrate, and a GaN substrate.
- 43. (Previously Presented) The semiconductor device according to claim 36, wherein said semiconductor layer is an Al<sub>u</sub>,Ga<sub>1-u</sub>N layer (where, 0≤u≤1).
- 44. (Previously Presented) The semiconductor device according to claim 36, wherein said semiconductor layer is a GaN compound semiconductor electron supplying layer formed on a GaN compound semiconductor channel layer.
- 45. (Previously Presented) The semiconductor device according to claim 44, wherein said GaN compound semiconductor channel layer comprises a compound semiconductor selected from a group comprising GaN and InGaN, and a GaN compound semiconductor electron supplying layer comprises AlGaN.
- 46. (Previously Presented) The semiconductor device according to claim 36, wherein said semiconductor layer is a GaN compound semiconductor channel layer formed on a GaN compound semiconductor electron supplying layer.

47. (Previously Presented) The semiconductor device according to claim 46, wherein said GaN compound semiconductor channel layer comprises a compound semiconductor selected from a group comprising GaN and InGaN, and said GaN compound semiconductor electron supplying layer comprises AlGaN.

- 48. (Previously Presented) The semiconductor device according to claim 36, wherein said semiconductor layer is a n-type GaN channel layer.
- 49. (Currently Amended) A semiconductor device comprising a semiconductor layer which comprises a compound semiconductor using  $Ga_vA1_{1-v}$  (where,  $0 \le v \le 1$ ) as a main component of [[the]] Group III-elements and N as a main component of [[the]] Group V-elements and a Schottky junction metal layer which is in contact with the semiconductor layer, wherein:

said Schottky junction metal layer comprises a laminated structure wherein a first metal layer is in contact with said semiconductor layer, a second metal layer is in contact with said first metal layer, and a third layer is in contact with said second layer;

said second metal layer comprises a metal material having a higher melting point than those of the metal materials in said first metal layer and said third metal layer;

said third metal layer comprises a metal material having a lower resistivity than those of the metal materials in said first metal layer and said second metal layer;

said first metal layer comprises any metal material selected from a group comprising Ni<sub>z1</sub>Si<sub>I-z1</sub> (where,  $0.4 \le z1 \le 0.75$ ), Pt<sub>z2</sub>Si<sub>1-z2</sub> (where,  $0.5 \le z2 \le 0.75$ ), Pd<sub>z3</sub>Si<sub>I-z3</sub> (where,  $0.5 \le z3 \le 0.85$ ), Ni<sub>z4</sub>N<sub>1-z4</sub> (where,  $0.5 \le z4 \le 0.85$ ), and Pd<sub>z5</sub>N<sub>1-z5</sub> (where,  $0.5 \le z5 \le 0.85$ ); and

said second metal layer comprises any metal material selected from a group comprising Mo, W, Ta, Mo<sub>x</sub>Si<sub>l-x</sub>, Pt<sub>x</sub>Si<sub>l-x</sub>, W<sub>x</sub>Si<sub>l-x</sub>, Ti<sub>x</sub>Si<sub>l-x</sub>, Ta<sub>x</sub>Si<sub>l-x</sub>, Mo<sub>x</sub>N<sub>1-x</sub>, W<sub>x</sub>N<sub>1-x</sub>, Ti<sub>x</sub>N<sub>1-x</sub>, and Ta<sub>x</sub>N<sub>1-x</sub>, (where, 0 < x < 1).

50. (Previously Presented) The semiconductor device according to claim 49, wherein said third metal layer comprises any metal material selected from a group comprising Au, Cu, Al, and Pt.

51. (Previously Presented) The semiconductor device according to claim 49, wherein said first metal layer comprises a metal material having a higher work function than that of the metal material in said second metal layer.

- 52. (Previously Presented) The semiconductor device according to claim 51, wherein said first metal layer comprises a metal material having a higher work function than that of the metal material in said third metal layer.
- 53. (Previously Presented) The semiconductor device according to claim 49, wherein the melting point of said second metal layer is I,000°C or higher.
- 54. (Previously Presented) The semiconductor device according to claim 49, wherein said semiconductor layer is formed on a multilayered structure comprising a plurality of compound semiconductor layers formed on a substrate.
- 55. (Previously Presented) The semiconductor device according to claim 54, wherein said substrate comprises any substrate selected from a group comprising a sapphire substrate, a SiC substrate and a GaN substrate.
- 56. (Previously Presented) The semiconductor device according to claim 49, wherein said semiconductor layer is an Al<sub>u</sub>Ga<sub>l-u</sub>N layer (where, 0≤u≤).
- 57. (Previously Presented) The semiconductor device according to claim 49, wherein said semiconductor layer is a GaN compound semiconductor electron supplying layer formed on a GaN compound semiconductor channel layer.
- 58. (Previously Presented) The semiconductor device according to claim 57, wherein said GaN compound semiconductor channel layer comprises a compound semiconductor selected from a group comprising GaN and InGaN, and GaN compound semiconductor electron supplying layer comprises AlGaN.
- 59. (Previously Presented) The semiconductor device according to claim 49, wherein said semiconductor layer is a GaN compound semiconductor channel layer formed on a GaN compound semiconductor electron supplying layer.

60. (Previously Presented) The semiconductor device according to claim 59, wherein said GaN compound semiconductor channel layer comprises a compound semiconductor selected from a group comprising GaN and InGaN, and said GaN compound semiconductor electron supplying layer comprises AlGaN.

- 61. (Previously Presented) The semiconductor device according to claim 49, wherein said semiconductor layer is a n-type GaN channel layer.
- 62. (Currently Amended) A semiconductor device comprising a semiconductor layer comprising a compound semiconductor using Ga<sub>v</sub>Al<sub>1-v</sub> (where, 0≤v≤1) as a main component of [[the]] Group III-elements and N as a main component of [[the]] Group V-elements and a Schottky junction metal layer which is in contact with the semiconductor layer, wherein:

said Schottky junction metal layer comprises a laminated structure wherein a first metal layer is in contact with said semiconductor layer and a second metal layer is in contact with said first metal layer;

said first metal layer comprises a metal material having a higher melting point than that of the metal material in said second metal layer;

said second metal layer comprises a metal material having a lower resistivity than that of the metal material in said first metal layer: and

said first metal layer comprises any metal material selected from a group comprising  $Ni_yN_{1-y}$  and  $Pd_yN_{1-y}$  (where, 0 < y < 1).

63. (Currently Amended) The semiconductor device according to claim 62 A semiconductor device comprising a semiconductor layer comprising a compound semiconductor using Ga<sub>v</sub>Al<sub>1-v</sub> (where, 0≤v≤1) as a main component of Group III-elements and N as a main component of Group V-elements and a Schottky junction metal layer which is in contact with the semiconductor layer, wherein:

said Schottky junction metal layer comprises a laminated structure wherein a first metal layer is in contact with said semiconductor layer and a second metal layer is in contact with said first metal layer;

said first metal layer comprises a metal material having a higher melting point than that of the metal material in said second metal layer;

said second metal layer comprises a metal material having a lower resistivity than that of the metal material in said first metal layer: and

said first metal layer comprises any metal material selected from a group comprising  $Ni_vN_{1-v}$  and  $Pd_vN_{1-v}$  (where, 0 < y < 1),

wherein said second metal layer comprises any metal material selected from a group comprising any metal material selected from a group comprising Au, Cu, Al, and Pt.

- 64. (Previously Presented) The semiconductor device according to claim 62, wherein said first metal layer has a higher work function than said second metal layer.
- 65. (Previously Presented) The semiconductor device according to claim 62, wherein the melting point of said first metal layer is I,000°C or higher.
- 66. (Previously Presented) The semiconductor device according to claim 62, wherein said semiconductor layer is formed on a multilayered structure comprising a plurality of compound semiconductor layers formed on a substrate.
- 67. (Previously Presented) The semiconductor device according to claim 66, wherein said substrate comprises any substrate selected from a group a sapphire substrate, a SiC substrate, and a GaN substrate.
- 68. (Previously Presented) The semiconductor device according to claim 62, wherein said semiconductor layer is an  $Al_uGa_{l-u}N$  layer (where,  $0 \le u \le 1$ ).
- 69. (Previously Presented) The semiconductor device according to claim 62, wherein said semiconductor layer is a GaN compound semiconductor electron supplying layer formed on a GaN compound semiconductor channel layer.
- 70. (Previously Presented) The semiconductor device according to claim 69, wherein said GaN compound semiconductor channel layer comprises a compound semiconductor selected from a group comprising GaN and InGaN, and GaN compound semiconductor electron supplying layer comprises AlGaN.

71. (Currently Amended) The semiconductor device according to claim 62 A semiconductor device comprising a semiconductor layer comprising a compound semiconductor using Ga<sub>v</sub>Al<sub>1-v</sub> (where, 0≤v≤1) as a main component of Group III-elements and N as a main component of Group V-elements and a Schottky junction metal layer which is in contact with the semiconductor layer, wherein:

said Schottky junction metal layer comprises a laminated structure wherein a first metal layer is in contact with said semiconductor layer and a second metal layer is in contact with said first metal layer;

said first metal layer comprises a metal material having a higher melting point than that of the metal material in said second metal layer;

said second metal layer comprises a metal material having a lower resistivity than that of the metal material in said first metal layer: and

said first metal layer comprises any metal material selected from a group comprising  $N_{1-y}$  and  $Pd_{y}N_{1-y}$  (where, 0 < y < 1),

wherein said semiconductor layer is a GaN compound semiconductor channel layer formed on a GaN compound semiconductor electron supplying layer.

- 72. (Previously Presented) The semiconductor device according to claim 71, wherein said GaN compound semiconductor channel layer comprises a compound semiconductor selected from a group comprising GaN and InGaN, and said GaN compound semiconductor electron supplying layer comprises AlGaN.
- 73. (Currently Amended) The semiconductor device according to claim 62 A semiconductor device comprising a semiconductor layer comprising a compound semiconductor using Ga<sub>v</sub>Al<sub>1-v</sub> (where, 0≤v≤1) as a main component of Group III-elements and N as a main component of Group V-elements and a Schottky junction metal layer which is in contact with the semiconductor layer, wherein:

said Schottky junction metal layer comprises a laminated structure wherein a first metal layer is in contact with said semiconductor layer and a second metal layer is in contact with said first metal layer;

said first metal layer comprises a metal material having a higher melting point than that of the metal material in said second metal layer;

said second metal layer comprises a metal material having a lower resistivity than that of the metal material in said first metal layer: and

said first metal layer comprises any metal material selected from a group comprising  $N_{1-y}$  and  $Pd_{y}N_{1-y}$  (where, 0 < y < 1),

wherein said semiconductor layer is a n-type GaN channel layer.

74. (Currently Amended) A semiconductor device comprising a semiconductor layer which comprises a compound semiconductor using  $Ga_vAl_{1-v}$  (where,  $0 \le v \le 1$ ) as a main component of [[the]] Group III-elements and N as a main component of [[the]] Group V-elements and a Schottky junction metal layer which is in contact with the semiconductor layer, wherein:

said Schottky junction metal layer comprises a laminated structure wherein a first metal layer is in contact with said semiconductor layer and a second metal layer is in contact with said first metal layer;

said first metal layer comprises a metal material having a higher melting point than that of the metal material in said second metal layer;

said second metal layer comprises a metal material having a lower resistivity than that of the metal material of said first metal layer: and

said first metal layer comprises any metal material selected from a group comprising Ni<sub>y4</sub>N<sub>1-y4</sub> and Pd<sub>y5</sub>N<sub>1-y5</sub> (where,  $0.5 \le y5 \le 0.85$  and  $0.5 \le y4 \le 0.85$ ).

- 75. (Previously Presented) The semiconductor device according to claim 74, wherein said second metal layer comprises any metal material selected from a group comprising Au, Cu, Al, and Pt.
- 76. (Previously Presented) The semiconductor device according to claim 74, wherein said first metal layer has a higher work function than said second metal layer.

77. (Previously Presented) The semiconductor device according to claim 74, wherein the melting point of said first metal layer is I,000°C or higher.

- 78. (Previously Presented) The semiconductor device according to claim 74, wherein said semiconductor layer is formed on a multilayered structure comprising a plurality of compound semiconductor layers formed on a substrate.
- 79. (Previously Presented) The semiconductor device according to claim 78, wherein said substrate comprises any substrate selected from a group comprising a sapphire substrate, a SiC substrate, and a GaN substrate.
- 80. (Previously Presented) The semiconductor device according to claim 74, wherein said semiconductor layer is an  $Al_uGa_{1-u}N$  layer (where,  $0 \le u \le 1$ ).
- 81. (Previously Presented) The semiconductor device according to claim 74, wherein said semiconductor layer is a GaN compound semiconductor electron supplying layer formed on a GaN compound semiconductor channel layer.
- 82. (Previously Presented) The semiconductor device according to claim 81, wherein said GaN compound semiconductor channel layer comprises a compound semiconductor selected from a group comprising GaN and InGaN, and said GaN compound semiconductor electron supplying layer comprises AlGaN.
- 83. (Previously Presented) The semiconductor device according to claim 74, wherein said semiconductor layer is a GaN compound semiconductor channel layer formed on a GaN compound semiconductor electron supplying layer.
- 84. (Previously Presented) The semiconductor device according to claim 83, wherein said GaN semiconductor channel layer comprises a compound semiconductor selected from GaN and InGaN, and said GaN compound semiconductor electron supplying layer comprises AlGaN.
- 85. (Previously Presented) The semiconductor device according to claim 74, wherein said semiconductor layer is a n-type GaN channel layer.

Claims 86 – 89 (Cancelled)